Welcome to Hotenda.com Online Store!

logo
userjoin
Home

SN74LV573ATNSE4

SN74LV573ATNSE4

SN74LV573ATNSE4

Texas Instruments

D-Type, Latch 2V~5.5V Tri-State Latches 74LV Series 74LV573 20-SOIC (0.209, 5.30mm Width)

SOT-23

SN74LV573ATNSE4 Datasheet PDF

non-compliant

Technical Specifications

Parameter NameValue
TypeParameter
Mount Surface Mount
Mounting Type Surface Mount
Package / Case 20-SOIC (0.209, 5.30mm Width)
Number of Pins 20
Weight 266.712314mg
Operating Temperature-40°C~85°C
PackagingTube
Series 74LV
Part StatusObsolete
Moisture Sensitivity Level (MSL) 1 (Unlimited)
Voltage - Supply 2V~5.5V
Base Part Number 74LV573
Output Type Tri-State
Circuit 8:8
Polarity Non-Inverting
Propagation Delay9.5 ns
Turn On Delay Time1 ns
Logic Function D-Type, Latch
Current - Output High, Low 16mA 16mA
Logic Type D-Type Transparent Latch
Number of Input Lines 8
Independent Circuits 1
Radiation HardeningNo
RoHS StatusROHS3 Compliant
In-Stock:3810 items

SN74LV573ATNSE4 Product Details

SN74LV573ATNSE4 Overview


In the 20-SOIC (0.209, 5.30mm Width) package, it can be found as an embedded module. The package is in the form of Tube. In this configuration, the output is set to Tri-State. There is D-Type Transparent Latch logic type for this electrical device. Mounting this electronic component follows the Surface Mount method. With a supply voltage of 2V~5.5V, it operates. A temperature of -40°C~85°C is used for operation. In the 74LV series, this FPGA is located. The family it belongs to is 74LV573. It is designed with 20 pins. The electronic part is mounted using the Surface Mount method. There are electronic circuits attached to the 8 input lines.

SN74LV573ATNSE4 Features


20-SOIC (0.209, 5.30mm Width) package
74LV series
74LV573 family
20 pins

SN74LV573ATNSE4 Applications


There are a lot of Texas Instruments SN74LV573ATNSE4 Latches applications.

  • Parallel data storage
  • Counting
  • A/D converters
  • Parallel data storage
  • Motor Drives
  • Shift left register
  • Instrumentation
  • Shift right with parallel loading
  • Phase comparator
  • Parallel Input

Get Subscriber

Enter Your Email Address, Get the Latest News