Welcome to Hotenda.com Online Store!

logo
userjoin
Home

ST72T213G1M6

ST72T213G1M6

ST72T213G1M6

STMicroelectronics

8-bit Microprocessor 5V SOIC

SOT-23

ST72T213G1M6 Datasheet PDF

non-compliant

Technical Specifications

Parameter NameValue
TypeParameter
Package / Case SOIC
Surface MountYES
JESD-609 Code e0
Number of Terminations 28
Terminal Finish TIN LEAD
Max Operating Temperature85°C
Min Operating Temperature -40°C
Subcategory Microcontrollers
Technology CMOS
Terminal Position DUAL
Terminal FormGULL WING
Peak Reflow Temperature (Cel) NOT SPECIFIED
Supply Voltage 5V
Time@Peak Reflow Temperature-Max (s) NOT SPECIFIED
Pin Count28
JESD-30 Code R-PDSO-G28
Qualification StatusNot Qualified
Temperature GradeINDUSTRIAL
Interface SPI
Max Supply Voltage5.5V
Min Supply Voltage3.5V
Memory Size4kB
Number of I/O 22
RAM Size 256B
Memory TypeEPROM, OTP
uPs/uCs/Peripheral ICs Type MICROCONTROLLER
Supply Current-Max 20mA
Bit Size 8
Frequency (Max) 8MHz
Has ADC YES
DMA Channels NO
Data Bus Width 8b
PWM Channels YES
DAC Channels NO
Number of Timers/Counters 1
ROM (words) 4096
CPU Family ST72
Number of Programmable I/O 22
RAM (bytes) 256
ROM Programmability OTPROM
Height Seated (Max) 2.65mm
RoHS StatusRoHS Compliant
In-Stock:1551 items

ST72T213G1M6 Product Details

ST72T213G1M6 Description


The ST72T213G1M6 is a real-time development tool for the ST7 MCU Family that consists of various hardware and software components.



ST72T213G1M6 Features


  • A common Hardware Development System mainframe supports the entire ST7 family of MCUs, in conjunction with the appropriate

  • ST7xxx-DBE Dedicated Board Emulator.

  • Real-time source-level emulation allows viewing and breakpoint settings on high-level source code rather than on disassembled target code for optimum user-friendliness.

  • 64 KBytes of user-modifiable and configurable emulation RAM, allows memory mapping of all ST7 family devices as well as modelling

  • hypothetical memory configurations.

  • Unlimited breakpoints may be set for any opcode fetch or any address access, and conditions may be defined for the generation of 2 external synchronization signals.

  • 1K by 32-bit wide trace memory for Logic Analyzer allows complex and sequential events to be defined on any combination of address and data, as well as 3 internal and 5 external logic signals.



ST72T213G1M6 Applications


  • Industrial


Get Subscriber

Enter Your Email Address, Get the Latest News