Welcome to Hotenda.com Online Store!

logo
userjoin
Home

EP610IDC-10

EP610IDC-10

EP610IDC-10

Altera

FPGAs 2.54mm mm 24

SOT-23

EP610IDC-10 Datasheet PDF

non-compliant

Technical Specifications

Parameter NameValue
TypeParameter
Surface MountNO
Number of Pins 24
JESD-609 Code e0
Pbfree Code no
Number of Terminations 24
ECCN Code EAR99
Terminal Finish Tin/Lead (Sn/Pb)
HTS Code8542.39.00.01
Terminal Position DUAL
Terminal FormTHROUGH-HOLE
Peak Reflow Temperature (Cel) NOT SPECIFIED
Supply Voltage 5V
Terminal Pitch2.54mm
Time@Peak Reflow Temperature-Max (s) NOT SPECIFIED
Pin Count24
Number of Outputs 16
Qualification StatusNot Qualified
Operating Temperature (Max) 70°C
Supply Voltage-Max (Vsup) 5.25V
Power Supplies5V
Temperature GradeCOMMERCIAL
Supply Voltage-Min (Vsup) 4.75V
Number of I/O 16
Clock Frequency 100MHz
Propagation Delay15 ns
Architecture PAL-TYPE
Organization 4 DEDICATED INPUTS, 16 I/O
Programmable Logic TypeUV PLD
Output FunctionMACROCELL
Number of Dedicated Inputs 4
Number of Product Terms 160
RoHS StatusRoHS Compliant
In-Stock:4818 items

EP610IDC-10 Product Details

EP610IDC-10 Overview


This kind of FPGA is composed of UV PLD. A total of 16 I/Os allow data to be transferred in a more coherent manner. It is powered from a supply voltage of 5V. In this device, there are 16 outputs that can be used. There are a total of 24 terminations. There are 24 pins on this device. An external power supply of 5V is required to power the device. There are a total of 24 pins on this device. Typically, it uses a crystal oscillating at 100MHz in order to operate. A total of 4 dedicated inputs are available for the detection of the status of the input signals. In order to keep this FPGA in check, the supply voltage should be greater than 4.75V. Fpga circuit is recommended that the operating temperature should not exceed 70°C degrees centigrade.

EP610IDC-10 Features


16 I/Os
24 LABs/CLBs


EP610IDC-10 Applications


There are a lot of Altera
EP610IDC-10 FPGAs applications.


  • Bioinformatics
  • Device controllers
  • Software-defined radio
  • Random logic
  • ASIC prototyping
  • Medical imaging
  • Computer hardware emulation
  • Integrating multiple SPLDs
  • Voice recognition
  • Cryptography

Get Subscriber

Enter Your Email Address, Get the Latest News