Welcome to Hotenda.com Online Store!

logo
userjoin
Home

EP2SGX90EF35C4NES

EP2SGX90EF35C4NES

EP2SGX90EF35C4NES

Altera

FPGAs FBGA 35

SOT-23

EP2SGX90EF35C4NES Datasheet PDF

non-compliant

Technical Specifications

Parameter NameValue
TypeParameter
Package / Case FBGA
Surface MountYES
JESD-609 Code e1
Pbfree Code yes
Number of Terminations 35
ECCN Code 3A001.A.7.A
Terminal Finish TIN SILVER COPPER
HTS Code8542.39.00.01
Technology CMOS
Terminal Position BOTTOM
Terminal FormBALL
Peak Reflow Temperature (Cel) NOT SPECIFIED
Supply Voltage 1.2V
Time@Peak Reflow Temperature-Max (s) NOT SPECIFIED
Pin Count35
JESD-30 Code S-PBGA-B35
Qualification StatusNot Qualified
Operating Temperature (Max) 85°C
Supply Voltage-Max (Vsup) 1.25V
Temperature GradeCOMMERCIAL EXTENDED
Supply Voltage-Min (Vsup) 1.15V
RAM Size 551.8kB
Organization 4828 CLBS
Programmable Logic TypeFIELD PROGRAMMABLE GATE ARRAY
Number of Logic Blocks (LABs) 90960
Number of CLBs 4828
RoHS StatusRoHS Compliant
Lead Free Lead Free
In-Stock:1278 items

EP2SGX90EF35C4NES Product Details

EP2SGX90EF35C4NES Overview


Fpga chips is supplied in the FBGA package. This kind of FPGA is composed of FIELD PROGRAMMABLE GATE ARRAY. Fpga chips is powered from a supply voltage of 1.2V. Fpga chips is designed wFpga chipsh 35 terminations. The RAM si551.8kBe of this FPGA module reaches 551.8kB to ensure normal operation of the program. Fpga semiconductor is equipped wfpga semiconductorh 35 pin count. Its basic building block is composed of 90960 logic blocks (LABs). 4828 CLBs are basic modules used for its architecture. The supply voltage (Vsup) should be greater than 1.15V to keep this FPGA in-check. The operating temperature should not exceed 85°C.

EP2SGX90EF35C4NES Features


90960 logic blocks (LABs)


EP2SGX90EF35C4NES Applications


There are a lot of Altera
EP2SGX90EF35C4NES FPGAs applications.


  • Digital signal processing
  • Bioinformatics
  • Device controllers
  • Software-defined radio
  • Random logic
  • ASIC prototyping
  • Medical imaging
  • Computer hardware emulation
  • Integrating multiple SPLDs
  • Voice recognition

Get Subscriber

Enter Your Email Address, Get the Latest News