The one major disadvantage of the s-r flip flop is that in the condition when the clock is triggered the inputs become high which is an undesirable condition because it causes invalid input ,the condition in which you can't predict the output.Oct 5, 2017
